lowRISC/opentitan
Fork: 790 Star: 2618 (更新于 2024-12-19 01:54:14)
license: Apache-2.0
Language: SystemVerilog .
OpenTitan: Open source silicon root of trust
最后发布版本： Earlgrey-PROD-M5 ( 2024-08-12 22:39:11)
OpenTitan
About the project
OpenTitan is an open source silicon Root of Trust (RoT) project. OpenTitan will make the silicon RoT design and implementation more transparent, trustworthy, and secure for enterprises, platform providers, and chip manufacturers. OpenTitan is administered by lowRISC CIC as a collaborative project to produce high quality, open IP for instantiation as a full-featured product. See the OpenTitan site and OpenTitan docs for more information about the project.
About this repository
This repository contains hardware, software and utilities written as part of the OpenTitan project. It is structured as monolithic repository, or "monorepo", where all components live in one repository. It exists to enable collaboration across partners participating in the OpenTitan project.
Documentation
The project contains comprehensive documentation of all IPs and tools. You can access it online at docs.opentitan.org.
How to contribute
Have a look at CONTRIBUTING and our documentation on project organization and processes for guidelines on how to contribute code to this repository.
Licensing
Unless otherwise noted, everything in this repository is covered by the Apache License, Version 2.0 (see LICENSE for full text).
最近版本更新:(数据更新于 2024-10-08 15:29:22)
2024-08-12 22:39:11 Earlgrey-PROD-M5
2024-08-09 17:25:08 Earlgrey-PROD-M4
2024-05-20 14:04:32 Earlgrey-PROD-M3
2024-04-08 17:48:41 Earlgrey-PROD-M2
2023-06-29 18:44:46 Earlgrey-M2.5.2-RC0
2023-06-02 05:41:28 Earlgrey-M2.5.1-RC1
2023-05-13 14:44:59 Earlgrey-M2.5.1-RC0
2019-11-05 05:24:53 snapshot-20191101-2
2019-11-02 00:10:06 snapshot-20191101-1
2019-10-30 23:25:12 snapshot-20191030-1
lowRISC/opentitan同语言 SystemVerilog最近更新仓库
1970-01-01 00:00:00 chipsalliance/Cores-VeeR-EH2
1970-01-01 00:00:00 risclite/SuperScalar-RISCV-CPU
1970-01-01 00:00:00 adam-maj/tiny-gpu
1970-01-01 00:00:00 PhigentRobotics/Phigent_Heimdallr
1970-01-01 00:00:00 chipsalliance/Cores-VeeR-EH1
1970-01-01 00:00:00 westerndigitalcorporation/swerv_eh1